Introduction
Recently, a number of generalised parallel computation models have emerged, for example McColl (1) . E orts also persist (Rinard et al (2) ) to t the serial model of processing to parallel hardware. The demise of the transputer and the worldwide retrenchment in the computer industry (P ster (3)) have added impetus to the search for one universal programming model. Image processing can be viewed as a data-reduction pyramid with pixel-based, low-level, processing at its base and semantically-based, high-level, processing at the apex. It is the base of the pyramid which represents the bottleneck. However, it is unclear whether the parallel computation models so far proposed address the needs of low-level image processing.
This paper therefore proposes a real-time parallel processing model for image processing. A F ast Fourier Transform (FFT) for batch-processing of images illustrates the model in a distributed workstation environment. The model has also been implemented on a dedicated modular parallel machine, a Transtech Paramid (Fleury et al (4) ), a C40 parallel DSP network (Sava (5) ), and the Unix-like realtime operating system VxWorks. The intention is to provide a common processing environment across accessible parallel architectures, including development support tools for the application design process from initial sequential simulation, through parallel decomposition to embedded parallel application.
A Common Processing Model Main Features
The components of the common parallel processing model are as follows:
The Communicating Sequential Processes (CSP) model of parallelism (Hoare (6) ) is selected as an e cient model of parallelism. CSP also enables abstract reasoning about parallelism, in particular about program correctness. CSP has wide dissemination in Europe in the wake of the transputer. CSP provides a space in which e v ent ordering may be nondeterministic. However, this is not a problem for the programmer as it can be made to provide ecient utilisation of the underlying hardware. There are two important features from the e ciency standpoint:
1. the ability to alternate responses in a nondeterministic fashion and 2. low-overhead context shifting, by means of threads.
CSP as implemented in the programming language occam 2 is not su cient for image processing because extensive use of shared-memory is needed to avoid excessive memory-to-memory data movements. Unfortunately, on recent hardware, improvements in memory access speed signi cantly lag and hence may o b viate enhancements in processor speed.
Bu ers are employed at the user process level to mask communication latency and to increase bandwidth. Input bu ers reduce the time spent waiting for work (or speed-up waiting) and output buffers smooth out access to the return channel. Buffer access contention is regulated by c o u n ting semaphores, which do not restrict access untowardly.
Demand-based data farming provides a exible way of scheduling work in most cases. Where this form of scheduling is not possible the place of the central data-farmer is taken by a central datamanager. Centralized coordination is invariably required. Thread scheduling, as in CSP, is by a FIFO q u e u e .
The chief practical impediment to demand-based data farming is that it may be impossible to extend the set of worker processes in a single farm because of competition for bandwidth. In other words, as it stands the data-farm is not a fully scalable solution because of practical di culties of setting up the initial data distribution. Dynamic link switching between a set of small subordinate farms by the farmer processor is proposed to address the scaling problem (Fleury et al (7)).
Where global communication is needed, it can be supported within a set of worker processes by a c o mbination of centralised message switching and interworker-module links Fleury et al (8) . A generic setup which will work in farming mode and in global mode is shown in Figure 1 .
Message records are provided, the equivalent of occam's protocols. To enable reuse the communication structure should be transparent to the type of application messages.
Asynchronous multicasts from farmer processes are supported. A m ulticast enables e cient distribution of global data. A multicast does not initiate any reply messages, thereby restricting circular message paths.
The CSP model of parallelism is static. Low-level image processing routines, being generally deterministic, are unlikely to require unpredictable patterns of communication or computational needs. A static model also facilitates CSP's channel communication construct which provides an automatic name space, without the need for name-servers. 
A Practical Extension
In practice, image-processing algorithms do not function in isolation but exist as part of a multialgorithm application. The processing model is extended to cope with this requirement by replicating the farm structure in a Pipeline of Processor Farms (PPF). A suitable decomposition maps an existing sequential program onto the pipeline. Design rules for the decomposition which enable real-time constraints, such as throughput and pipeline traversal latency, to be met are already available in Downton et al (9) , though static application behaviour is presently needed for an accurate decomposition.
The development cycle is:
Time the components of the algorithm in a sequential setting. Decompose the sequential application into a pipeline of parallel components, each loadbalanced using a processor farm. Account for dynamic costs such as communication and work-ow distributions.
Test the concept in a distributed environment, with the bene t of the familiar Unix operating system. Unexpected message orderings will require debugging.
Transfer the application to the target machine which has the same common processing structure. Performance debug the application, identifying hold-ups by means of execution traces.
A Pipelined Example
The design process initially consists in identifying suitable decompositions of sequential application code. Generally, PPF is appropriate to multialgorithm applications but a single algorithm serves to outline the method.
T h e f o r m o f a n F F T i s w ell known. However, unfamiliar code can be analysed in a semi-automatic fashion, with the help of top-down pro lers. Attention is concentrated on functions which take up a signi cant portion of the code runtime. The Quantify pro ler (Pure Software (10)) is preferred to gprof as it counts machine cycles rather than relying on a statistical analysis of procedure calls (Pond and Fatemen (11)). Figure 2 is a screen shot of a call graph for a row-column (RC) 2D FFT size 360 (a mixed-radix Stockham autosort algorithm was used). In the centre, stemming from the main procedure, are the principal procedures ranked in time order. Subsidiary system calls are to the right. The three Factor functions are small-order FFTs, while ReadMPgm loads the image. Obviously, the RC transform can be split into input, 1D row transform, transpose, 1D column transform and output stages. At a l o wer-level of granularity the small-order transforms could form a 1D row (column) FFT pipeline but the communication overhead would be prohibitive o n w orkstation-based hardware. Similarly, t a king advantage of the linearity o f t h e Fourier transform to decompose 1D row or column transforms by an overlap and add method is too expensive but may be appropriate for VLSI. The need for a design to adapt to di ering architectures is a theme of PPF. T1  T2  T3  T4  T5  T6   TR1  TR2  TR3  TR4  TR5   T4  T5  T1  T2 of ten tests on complex-valued images to determine the optimum block size, when little e ect is discernible. When the block-by-block method was compared to the diagonal method (appropriate to multiprocessor interleaved memories) and the obvious row-to-column method, it was the latter that performed best, Figure 7 . A simpli ed thread layout for the model is shown in Figure 9 . I/O threads take u p s l a c k as the farmers may otherwise be under-utilized. Once a proposed decomposition has been determined, based upon sequential pro ling, the application programmer is responsible for adapting the existing sequential transpose code and FFT, but all other code, An additional feature of the template is a built-in trace mechanism. A logical clock system (Raynal and Singhal (13)), recording message ordering, has been implemented in order to event-stamp traces.
(Uncertain propagation delay in a local network will restrict the resolution of a real-time clock i f it relies on synchronisation messages in a distributed setting.) Figure 10 is a snapshot from the implementation. At this stage in development, the display is on the post-mortem visualizer, ParaGraph (Heath and Etheridge (14)). The plotted lines represent messages from one process to another. Processor 0 is farmer 1. For clarity, there is one worker in farm 1, processor 1. Processor 2 is the transpose and processor 3 is the second farmer. To the right of Figure 10 , the transpose is receiving the next image from farmer 1, while farmer 1 also handles work from its farm. Meanwhile, farmer 2 is passing work back and forth to its worker (processor 4). Figure 10 con rms through message ordering the possibility of completely overlapped processing. The actual degree of overlap can be judged in the distributed setting only approximately by elapsed wall-clock t i m e . For the nal stage of performance debugging, a trace based on a global real-time clock on the target machine has been implemented to pinpoint ine ciencies (Fleury et al (15) ). providing an e cient s o f t ware structure for embedded real-time applications. In a distributed workstation environment the processing model is envisaged in a prototyping role, providing a full range of development support facilities. The distributed environment represents a low-cost entry point. In a dedicated parallel machine, performance tuning facilities would be available. Timings reveal less than 5% overhead from event tracing in typical application regimes, in which case, provided real-time constraints are met, the monitoring structure might b e left in situ. Appropriate account should be taken of the di erences in architecture between the machines on which an algorithm is simulated and the target machine. An FFT exemplar shows that the transpose stage's performance may v ary through di cult to predict interactions between a particular transpose algorithm and the memory hierarchy a n d t h i s would e ect the balance of the pipeline. Heterogeneous processors across stages of the FFT pipeline will decrease processor costs.
